mirror of
https://github.com/hanzoai/visor.git
synced 2026-09-24 17:04:14 +00:00
Tao Lin
28cf7f346d
This adds support for running gVisor on ARM64 systems with 64K page size (e.g., NVIDIA Grace CPU). Key changes: 1. hostarch: Split page size constants into separate files selected by the `pagesize_64k` build tag. 64K pages use PageShift=16 and HugePageShift=29 (512MB huge pages). Remove uint16 from the bytecount interface since 64K (2^16) cannot be represented by uint16. 2. ring0: Move page table layout constants to page-size-specific files. 64K pages use larger page table entries (64K per table) and skip the PUD level. 3. ring0/pagetables: Add 3-level page table walker for 64K pages (PGD→PMD→PTE, no PUD). Each level indexes 8192 entries (13 bits) with 512MB sect pages at the PMD level. 4. sentry/arch: Fix mmap layout constants that overflowed the 48-bit address space with 64K pages. Use fixed values for maxMmapRand64 (1<<45 = 32TB) and minMmapRand64 (1<<30 = 1GB), and compute maxStackRand64 using hostarch.PageShift. 5. Bazel build system: Add `--define=pagesize=64k` support that propagates the `pagesize_64k` Go build tag to all binaries and tests. Build with `bazel build --define=pagesize=64k //runsc:runsc` to enable. Note: Currently only the ptrace platform is supported for 64K pages. KVM and systrap platforms require additional work. Updates #8196
53 lines
1.5 KiB
Go
53 lines
1.5 KiB
Go
// Copyright 2019 The gVisor Authors.
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
//go:build arm64
|
|
|
|
package pagetables
|
|
|
|
// Address space layout constants shared by all ARM64 page sizes.
|
|
const (
|
|
lowerTop = 0x0000ffffffffffff
|
|
upperBottom = 0xffff000000000000
|
|
|
|
ttbrASIDOffset = 48
|
|
ttbrASIDMask = 0xff
|
|
)
|
|
|
|
// InitArch does some additional initialization related to the architecture.
|
|
//
|
|
// +checkescape:hard,stack
|
|
//
|
|
//go:nosplit
|
|
func (p *PageTables) InitArch(allocator Allocator) {
|
|
if p.upperSharedPageTables != nil {
|
|
p.cloneUpperShared()
|
|
} else {
|
|
p.archPageTables.root = p.Allocator.NewPTEs()
|
|
p.archPageTables.rootPhysical = p.Allocator.PhysicalFor(p.archPageTables.root)
|
|
}
|
|
}
|
|
|
|
// cloneUpperShared clone the upper from the upper shared page tables.
|
|
//
|
|
//go:nosplit
|
|
func (p *PageTables) cloneUpperShared() {
|
|
if p.upperStart != upperBottom {
|
|
panic("upperStart should be the same as upperBottom")
|
|
}
|
|
|
|
p.archPageTables.root = p.upperSharedPageTables.archPageTables.root
|
|
p.archPageTables.rootPhysical = p.upperSharedPageTables.archPageTables.rootPhysical
|
|
}
|