Files
zeekay abf99d05fc papers: reorganize into per-paper dirs, add Antje Worring as co-author
Restructured from flat .tex/.pdf files into per-paper subdirectories.
Added Antje Worring as co-author on all papers.
Synced PDFs to pdfs/ for download site.
2026-04-18 21:50:07 -07:00

13 lines
593 B
TeX

\section{Cost Model}
\begin{definition}[FHE Cost Model]
For a circuit with $g$ boolean gates, $a$ integer additions, $m$ integer multiplications, and $c$ comparisons (all on $b$-block radix integers), the estimated wall-clock time on EPYC is:
$$T = g \cdot 8.2\text{ms} + a \cdot 210\text{ms} + m \cdot 1.8\text{s} + c \cdot 320\text{ms}$$
For multi-threaded execution with $p$ threads (independent operations):
$$T_p = T / \min(p, \text{independent\_ops})$$
\end{definition}
This model is conservative (worst-case). Scalar operations, NOT gates, and cached NTT tables reduce actual cost.